

香港中文大學

The Chinese University of Hong Kong

CSCI2510 Computer Organization Lecture 09: Basic Processing Unit

Ming-Chang YANG

mcyang@cse.cuhk.edu.hk

COMPUTER ORGANIZATIO



Reading: Chap. 7.1~7.3 (5th Ed.)

Basic Functional Units of a Computer



- Input: accepts coded information from human operators.
- **Memory**: stores the <u>received information</u> for later use.
- **Processor**: executes the <u>instructions</u> of a <u>program</u> stored in the <u>memory</u>.
- **Output**: reacts to the outside world.
- **Control**: coordinates all these actions. CSCI2510 Lec09: Basic Processing Unit 2021-22 T1

Outline



- Processor Internal Structure
- Instruction Execution
 - Fetch Phase
 - Execute Phase
- Execution of A Complete Instruction
- Multiple-Bus Organization

Basic Processing Unit: Processor



- Executes machine-language instructions.
- Coordinates other units in a computer system.
- Used to be called the central processing unit (CPU).
 - The term "central" is no longer appropriate today.
 - Today's computers often include several processing units.
 - E.g., multi-core processor, graphic processing unit (GPU), etc.



Main Components of a Processor





Processor Internal: Bus



&

IR

 R_0

R₁

 R_2

 R_3



Processor Internal: External Bus (1/2)

External Memory Bus:

- Processor-memory interface: External memory bus are controlled through <u>MAR</u> and <u>MDR</u>.
- MAR: Specify the requested memory address
 - Input: Address is specified by processor via internal processor bus.
 - Output: Address is send to the memory via <u>external memory bus</u>.



Processor Internal: External Bus (2/2)

External Memory Bus:

- MDR: Keep the content of the requested memory address
 - There are two inputs and two outputs for MDR.
 - Inputs: Data may be placed into MDR either
 - From the internal processor bus or
 - From the external memory bus.
 - Outputs: Data stored in MDR may be loaded from either bus.



Processor Internal: Register (1/2)



- General-Purpose Registers:
 - R_0 through R_{n-1}
 - *n* varies from one processor to another.
- Special Registers:
 - Program Counter
 - Keep track of <u>the</u> <u>address of the next</u> <u>instruction</u> to be fetched and executed.
 - Instruction Register
 - Hold <u>the instruction</u> until the current execution is completed.



Processor Internal: Register (2/2)

- Special Registers: Y and Z
 - Transparent to the programmer.
 - <u>Used</u> by the processor for <u>temporary storage</u> during execution of some instructions.
 - <u>Never used</u> for storing data generated by one instruction for later use by another instruction.
 - We will discuss their functionalities later.

Processor Internal: Internal Bus

Arithmetic and Logic Unit (ALU):

- Perform arithmetic or logic operation
 - Z = A operator B
 - Two inputs A and B
 - One output to register Z
- Multiplexer (MUX):
 - The input A of ALU:
 Select (*ctrl line*) either
 - The output of register Y or
 - A constant value 4 (for incrementing PC).

Processor Internal: Control Circuitry

Instruction decoder:

- Interpret the fetched instruction stored in the IR register.
- Control logic:
 - Issue <u>control signals</u> to control the all the units inside the processor.
 - E.g., ALU control lines, select-signal for MUX, carry-in for ALU, etc.
 - Also Interact with <u>the</u> <u>external memory bus</u>.

Outline

Processor Internal Structure

- Instruction Execution
 - Fetch Phase
 - Execute Phase
- Execution of A Complete Instruction
- Multiple-Bus Organization

Recall: Register Transfer Notation

- Register Transfer Notation (RTN) describes the <u>data</u> <u>transfer</u> from one <u>location</u> in computer to another.
 - <u>Possible locations</u>: memory locations, processor registers.
 - Locations can be identified symbolically with names (e.g. LOC).

Ex.

R2 ← **[LOC]**

– Transferring the contents of memory LOC into register R2.

- Contents of any location: denoted by placing square brackets [] around its location name (e.g. [LOC]).
- ② Right-hand side of RTN: always denotes a value
- ③ Left-hand side of RTN: the name of a location where the value is to be placed (by overwriting the old contents)

Instruction Execution (1/3)

Instruction Execution (2/3)

Instruction Execution (3/3)

Instruction Execution: Execute Phase

- An instruction can be executed by performing one or more of the following operation(s):
 - 1) Transfer data from a register to another register or to the ALU
 - 2) Perform arithmetic (or logic) operations and store the result into the special register Z
 - 3) Load content of a memory location to a register
 - 4) Store content of a register to a memory location
- Sequence of Control Steps: Describes how these operations are performed in processor step by step.

1) Register Transfer

- Input and output of register Ri are controlled by switches (_____):
 - Ri-in: Allow data to be transferred into Ri

 Ri-out: Allow data to be transferred out from Ri

1) Register Transfer (Cont'd)

Class Exercise 9.1

Student II Name:	D:	Date:
	Internal proce bus	essor Control signals
PC Address lines		Instruction decoder &
External memory bus		control logic

 What is the sequence of steps for the following operation?

R1 ← [R3]

bus

IR

 R_0

 R_1

 R_2

 R_3

R_{n-1}

2) Arithmetic or Logic Operation

2) Arithmetic or Logic Operation (Cont'd)

• Ex: R3 ← [R1] + [R2]

Select-Y, R2-out, B-in, Add, Z-in

Class Exercise 9.2

• What is the sequence of steps for the following operation?

R6 ← [R4] – [R5]

3) Loading Word from Memory

- Data transferring takes place through MAR and MDR.
 - MAR: Memory Address Register
 - MDR: Memory Data Register

*MFC (Memory Function Completed): Indicating the requested operation has been completed.

3) Loading Word from Memory (Cont'd)

3) Loading Word from Memory (Cont'd)

Sequence of Steps:

①➡R1-out, MAR-in, Read (start to load a word from memory)

② MDR-inE, WaitMFC (wait until the loading is completed)

③<mark>→</mark>MDR-out, R2-in

3) Loading Word from Memory (Cont'd)

of steps for the

Class Exercise 9.3

following operation?

Mov R4, (R3)

4) Storing Word to Memory

 This operation is similar Internal processor bus Control to the previous one. signals PC • Ex: Mov (R1), R2 Instruction (Control lines) MFC decoder External **Sequence of Steps:** & MAR memory Add control logic bus lines **①→R1-out**, **MDR** Data IR MAR-in lines R_0 Constant 4 **2**→R2-out, MDR-in, R₁ R_2 Write (start to store a Select -MUX R₃ word into memory) Add Α В **ALU** Sub control ALU R_{n-1} lines Carry ③→MDR-outE, XOR in WaitMFC (wait until the 7 **Storing is completed)** CSCI2510 Lec09: Basic Processing Unit 2021-22 T1 33

Class Exercise 9.4

• What is the sequence of steps for the following operation?

Mov (R3), R4

Loading Word vs Storing Word

- Loading Word
- Ex: Mov R2, (R1)
- R1-out,
 MAR-in,
 Read
- 2 MDR-inE, WaitMFC
- ③ MDR-out, R2-in

- Storing Word
- Ex: Mov (R1), R2
- R1-out,
 MAR-in
- 2 R2-out,MDR-in,Write
- ③ MDR-outE, WaitMFC

Revisit: Fetch Phase (1/4)

Revisit: Fetch Phase (2/4)

Revisit: Fetch Phase (3/4)

Revisit: Fetch Phase (4/4)

Observations and Insights

- The internal processor bus and the external memory bus can be operated independently (concurrently).
 – Since the separation provided by MAR and MDR.
- Independent operations imply the possibility of performing some steps in parallel.
 - E.g., memory access and PC increment, instruction decoding and reading source register
- During memory access, processor waits for MFC.
 There is NOTHING TO DO BUT WAIT.

Outline

- Processor Internal Structure
- Instruction Execution
 - Fetch Phase
 - Execute Phase
- Execution of A Complete Instruction
- Multiple-Bus Organization

Example 1) ADD R1, (R3) (1/3)

- Instruction Execution: Fetch Phase & Execute Phase
- 1) Fetch the instruction

- 2) Decode the instruction
- 3) Load the operand [R3] from memory
- 4) Perform the addition
- 5) CI25 TO Leco9. Basic Processing Unit 2021-22 T1

Sequence of Steps:

- ① PC-out, MAR-in, Read Select-4, B-in, Z-in, Add
- 2 MDR-inE, WaitMFC Z-out, PC-in, Y-in
- ③ MDR-out, IR-in
- ④ DecodeInstruction
- 5 R3-out, MAR-in, Read
- ⑥ R1-out, Y-in, MDR-inE, WaitMFC
- MDR-out, SelectY, Add, Z-in, B-in
- 8 Z-out, R1-in

Example 1) ADD R1, (R3) (2/3)

Sequence of Steps:

- PC-out, MAR-in, Read Select-4, B-in, Z-in, Add
- 2 MDR-inE, WaitMFCZ-out, PC-in, Y-in
- ③ MDR-out, IR-in
- ④ DecodeInstruction
- ⑤ ➡ R3-out, MAR-in, Read
- In the second secon
- ⑦ ➡ MDR-out, SelectY, Add, Z-in, B-in

®⇒Z-out, R1-in

Example 1) ADD R1, (R3) (3/3)

- Detailed Explanation for Sequence of Steps:
 - PC loaded into MAR, read request to memory, MUX selects 4, added to PC (B-in) in ALU, store sum in Z
 - ② Z moved to PC (and Y) while waiting for memory
 - ③ Word fetched from memory and loaded into IR
 - Instruction Decoding: Figure out what the instruction should do and set control circuitry for steps 4 7
 - ⑤ R3 transferred to MAR, read request to memory
 - © Content of R1 moved to Y while waiting for memory
 - ⑦ Read operation completed, the loaded word is already in MDR and copied to B-in of ALU, SelectY as second input of ALU, add performed
 - 8 Result is transferred to R1

Example 2) Branch Instruction (1/2)

- Instruction Execution: Fetch Phase & Execute Phase
 -) Fetch the instruction

- 2) Decode the instruction
- Add the offset specified in the instruction (Offsetfield-of-IR) to the PC
- 4) Update the PC

Sequence of Steps:

- ① PC-out, MAR-in, Read Select-4, B-in, Z-in, Add
- 2 MDR-inE, WaitMFCZ-out, PC-in, Y-in
- ③ MDR-out, IR-in
- ④ DecodeInstruction
- ⑤ Offset-field-of-IR-out, SelectY, Add, Z-in, B-in
- © Z-out, PC-in

CSCI2510 Lec09: Basic Processing Unit 2021-22 T1

Example 2) Branch Instruction (2/2)

Sequence of Steps:

- PC-out, MAR-in, Read Select-4, B-in, Z-in, Add
- ② → MDR-inE, WaitMFC Z-out, PC-in, Y-in
- ③ MDR-out, IR-in
- ④ DecodeInstruction
- S → Offset-field-of-IR-out, SelectY, Add, Z-in, B-in
 S → Z-out, PC-in

Outline

- Processor Internal Structure
- Instruction Execution
 - Fetch Phase
 - Execute Phase
- Execution of A Complete Instruction
- Multiple-Bus Organization

Multiple Internal Buses (1/2)

- Disadvantage of single internal bus: Only one data item can be transferred internally at a time.
- Solution: Multiple Internal Buses
 - All registers combined into a register file with three ports
 - TWO out-ports and ONE in-port.
 - Why 3? Typical instruction format!
 - Buses A and B allow simultaneous transfer of the two operands from registers to the ALU.
 - Bus C allows transferring data into a third register during the same clock cycle.

Multiple Internal Buses (2/2)

- How to do register transfer?
 - ALU can pass one of its operands to output R.
 - E.g. **R=A** or **R=B**
- How to further reduce the internal bus contention?
 - Employ an additional "Incrementer" unit to compute [PC]+4 (IncPC).
 - ALU is not used for incrementing PC.
 - ALU still has a Constant 4 input for other instructions (e.g., postincrement: [SP]++ for stack push).

Bus A

Class Exercise 9.5

- Can you tell what does the following execution do?
- ① PC-out, MAR-in, Read, R=B
- ② MDR-inE, WaitMFC, IncPC
- ③ MDR-out, IR-in, R=B
- ④ DecodeInstruction
- S R4-outA, R5-outB, SelectA, Add, R6-in

Summary

- Processor Internal Structure
- Instruction Execution
 - Fetch Phase
 - Execute Phase
- Execution of A Complete Instruction
- Multiple-Bus Organization